

# TPS65735

## PMU 用于有源快门3D 眼镜

# Data Manual



PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.

Literature Number: ZHCS357

June 2011

## 内容

<b>1</b>	介绍 .....	<b>5</b>
	1.1 特性 .....	<u>5</u>
	1.2 说明 .....	<u>5</u>
	1.3 引脚说明 .....	<u>6</u>
	1.4 封装引脚分布 .....	<u>7</u>
<b>2</b>	<b>POWER MANAGEMENT CORE .....</b>	<b>8</b>
	2.1 Recommended Operating Conditions .....	<u>8</u>
	2.2 Absolute Maximum Ratings .....	<u>8</u>
	2.3 Thermal Information .....	<u>9</u>
	2.4 Quiescent Current .....	<u>9</u>
	2.5 Electrical Characteristics .....	<u>9</u>
	2.6 System Operation .....	<u>13</u>
	2.6.1 System Power Up .....	<u>13</u>
	2.6.2 System Operation Using Push Button Switch .....	<u>14</u>
	2.6.3 System Operation Using Slider Switch .....	<u>15</u>
	2.7 Linear Charger Operation .....	<u>16</u>
	2.7.1 Battery and TS Detection .....	<u>16</u>
	2.7.2 Battery Charging .....	<u>16</u>
	2.7.2.1 Pre-charge .....	<u>17</u>
	2.7.2.2 Charge Termination .....	<u>17</u>
	2.7.2.3 Recharge .....	<u>17</u>
	2.7.2.4 Charge Timers .....	<u>17</u>
	2.7.3 Charger Status (nCHG_STAT Pin) .....	<u>18</u>
	2.8 LDO Operation .....	<u>18</u>
	2.8.1 LDO Internal Current Limit .....	<u>18</u>
	2.9 Boost Converter Operation .....	<u>19</u>
	2.9.1 Boost Thermal Shutdown .....	<u>19</u>
	2.9.2 Boost Load Disconnect .....	<u>20</u>
	2.10 Full H-Bridge Analog Switches .....	<u>20</u>
	2.10.1 H-Bridge Switch Control .....	<u>20</u>
	2.11 Power Management Core Control .....	<u>22</u>
	2.11.1 SLEEP / Power Control Pin Function .....	<u>22</u>
	2.11.2 COMP Pin Functionality .....	<u>22</u>
	2.11.3 SW_SEL Pin Functionality .....	<u>23</u>
	2.11.4 SWITCH Pin .....	<u>23</u>
	2.11.5 Slider Switch Behavior .....	<u>23</u>
	2.11.6 Push-Button Switch Behavior .....	<u>24</u>
<b>3</b>	<b>APPLICATION INFORMATION .....</b>	<b>26</b>
	3.1 Applications Schematic .....	<u>26</u>
	3.2 Reducing System Quiescent Current ( $I_Q$ ) .....	<u>26</u>
	3.3 Boost Converter Application Information .....	<u>27</u>
	3.3.1 Setting Boost Output Voltage .....	<u>27</u>
	3.3.2 Boost Inductor Selection .....	<u>28</u>
	3.3.3 Boost Capacitor Selection .....	<u>28</u>
	3.4 Bypassing Default Push-Button SWITCH Functionality .....	<u>28</u>

## 图片列表

1-1	TPS65735 的简化原理框图 .....	<a href="#">5</a>
1-2	TPS65735 封装引脚分布 .....	<a href="#">7</a>
2-1	System Power Up State Diagram .....	<a href="#">14</a>
2-2	Push Button State Diagram .....	<a href="#">15</a>
2-3	System Operation Using Slider Switch .....	<a href="#">15</a>
2-4	Thermistor Detection and Circuit .....	<a href="#">16</a>
2-5	Battery Charge Phases .....	<a href="#">17</a>
2-10	Boost Load Disconnect .....	<a href="#">20</a>
2-11	H-Bridge States .....	<a href="#">21</a>
2-12	H-Bridge States from Oscilloscope .....	<a href="#">22</a>
2-13	SLEEP Signal to Force System Power Off .....	<a href="#">22</a>
2-14	COMP Pin Internal Connection .....	<a href="#">22</a>
2-15	SWITCH, Slider Power On-Off Behavior .....	<a href="#">24</a>
2-16	SWITCH, Push-button Power On Behavior .....	<a href="#">25</a>
2-17	SWITCH, Push-button Power Off Behavior .....	<a href="#">25</a>
3-1	TPS65735 Applications Schematic .....	<a href="#">26</a>
3-2	Reducing System $I_Q$ with Addition of a FET .....	<a href="#">27</a>
3-3	Boost Feedback Network Schematic .....	<a href="#">27</a>
3-4	Bypassing Default TPS65735 Push Button SWITCH Timing .....	<a href="#">29</a>
3-5	SWITCH Press and SLEEP Signal to Control System Power Off .....	<a href="#">29</a>

## 图表列表

1-1	引脚说明 .....	<a href="#">6</a>
1-2	引脚的最大绝对额定值 .....	<a href="#">7</a>
2-1	nCHG_STAT Functionality .....	<a href="#">18</a>
2-2	VLDO_SET Functionality .....	<a href="#">18</a>
2-3	H-Bridge States from Inputs .....	<a href="#">21</a>
2-4	Scaling Resistors for COMP Pin Function ( $V_{VLDO} = 2.2\text{ V}$ ) .....	<a href="#">23</a>
2-5	Scaling Resistors for COMP Pin Function ( $V_{VLDO} = 3.0\text{ V}$ ) .....	<a href="#">23</a>
2-6	SW_SEL Settings .....	<a href="#">23</a>
3-1	Recommended $R_{FB1}$ and $R_{FB2}$ Values (for $I_{Q(FB)} = 5\text{ }\mu\text{A}$ ) .....	<a href="#">28</a>

# PMU 用于有源快门3D 眼镜

 查询样品: [TPS65735](#)

## 1 介绍

### 1.1 特性

- 线性充电器
  - 三个充电阶段: 预充电、快速充电和充电终止
  - 从外部设定的充电电流可支持高达 **100mA**
  - 用于电源状态良好和充电器状态指示的 **LED** 电流吸收器
- 用于外部模块 (微控制器、RF 模块、IR 模块) 的 **LDO** 电源
  - **LDO** 连续输出电流高达 **30 mA**

- 升压转换器
  - 可调输出电压: **8 V 至 16 V**
  - 升压输出在内部连接至 **H** 桥模拟开关
- 全 **H** 桥模拟开关
  - 受控于一个外部微控制器以实现系统操作
- 输出引脚可提供经过分压的电池电压, 适用于 **ADC** 或 **MCU** 的比较器输入

### 1.2 说明

TPS65735 是一款用于有源快门 3D 眼镜的电源管理单元 (PMU), 它包括集成型电源通路、线性充电器、LDO、升压转换器以及用于在一副有源快门 3D 眼镜中实现左右快门操作的全 H 桥模拟开关。除了功率器件之外, 典型的 3D 眼镜系统还包括一个微控制器和一个通信前端 (IR、RF 或其他), 以处理通信和同步操作以及一部 3D 电视。




图 1-1. TPS65735 的简化原理框图



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

## 1.3 引脚说明


表 1-1. 引脚说明

引脚名称	I/O	引脚序号	说明
<b>电源管理内核 (PMIC)</b>			
VIN	I	20	AC 或 USB 适配器输入
ISET	I/O	15	快速充电电流设定电阻器
TS	I	16	Pin for 10 k $\Omega$ NTC Thermistor Connection <b>FLOAT IF THERMISTOR / TS FUNCTION IS NOT USED</b>
nCHG_STAT	O	29	Open-drain Output, Charge Status Indication <b>CONNECT TO GROUND IF FUNCTION IS NOT USED</b>
BAT	I/O	18	充电器功率级输出和电池电压感测输入
SYS	O	19	至系统的输出端
VLDO	O	21	LDO 输出
VLDO_SET	I	22	Sets LDO Output Voltage (see 表 2-2)
开关	I	25	用于器件接通/关断的开关输入
SW_SEL	I	26	Selects Type of Switch Connected to SWITCH Pin (see 表 2-6)
BST_SW	O	11	升压开关节点
BST_FB	I	13	升压反馈节点
BST_OUT	O	10	升压输出
HBR1	I	8	用于右 LC 快门的 H 桥输入 1
HBR2	I	9	用于右 LC 快门的 H 桥输入 2
HBL1	I	32	用于左 LC 快门的 H 桥输入 1
HBL2	I	7	用于左 LC 快门的 H 桥输入 2
LCRN	O	6	用于右 LC 快门的 H 桥输出, “负(-)”端子
LCRP	O	5	用于右 LC 快门的 H 桥输出, “正(+)”端子
LCLN	O	4	用于左 LC 快门的 H 桥输出, “负(-)”端子
LCLP	O	3	用于左 LC 快门的 H 桥输出, “正(+)”端子
COMP	O	23	Scaled Battery Voltage for MCU Comparator or ADC Input (Battery Voltage Monitoring) <b>DO NOT CONNECT IF COMP FUNCTION IS NOT USED</b>
睡眠	I/O	31	来自一个 MCU 的睡眠启用输入 (边缘触发, 仅用于系统关断)
BST_EN	I	1	来自一个 MCU 的升压启用输入, 高电平 = 升压被启用
CHG_EN	I	30	来自一个 MCU 的充电器启用输入, 高电平 = 升压被启用
PSCL	I/O	28	I <sup>2</sup> C Clock Pin (only used for TI debug and test) <b>GROUND PIN IN APPLICATION</b>
PSDA	I/O	27	I <sup>2</sup> C Data Pin (only used for TI debug and test) <b>GROUND PIN IN APPLICATION</b>
PGNDBST	-	12	升压电源地
AGND	-	24	模拟地
DGND	-	2	数字地
<b>MISC. 及封装</b>			
Thermal PAD	-	33	在裸露散热焊盘与器件的 AGND 接地引脚之间布设了一根内部电气连接线。散热焊盘必须连接至与印刷电路板上的 AGND 引脚相同的电位。不要将散热焊盘用作器件的主要接地输入。AGND 引脚必须始终连接至地。
悬空	-	14, 17	应把所有的悬空 (N/C) 引脚连接至主系统地。

表 1-2. 引脚的最大绝对额定值

引脚	数值/单位
所有引脚（VIN、BST_OUT、BST_SW、BST_FB、VLDO、LCLP、LCLN、LCRP、LCRN、AGND、DGND 及 PGNDBST 引脚除外）的输入电压范围均以 AGND 为基准	-0.3 V 至 7.0 V
VIN（相对于 AGND）	-0.3 V 至 28.0 V
BST_OUT、BST_SW、LCLP、LCLN、LCRP 和 LCRN（相对于 PGNDBST）	-0.3 V 至 18.0 V
BST_FB（相对于 PGNDBST），VLDO（相对于 DGND）	-0.3 V 至 3.6 V

1.4 封装引脚分布



Pins 14 & 17 = N/C. No internal connection, connect to main system ground.

图 1-2. TPS65735 封装引脚分布

## 2 POWER MANAGEMENT CORE

### 2.1 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

SUBSYSTEM AND PARAMETER		MIN	NOM	MAX	UNIT
<b>CHARGER / POWER PATH</b>					
$V_{VIN}$	Voltage range at charger input pin	3.7		28 <sup>(1)</sup>	V
$I_{VIN}$	Input current at VIN pin			200	mA
$C_{VIN}$	Capacitor on VIN pin	0.1	2.2	10	$\mu$ F
$L_{VIN}$	Inductance at VIN pin	0		2	$\mu$ H
$V_{SYS}$	Voltage range at SYS pin	2.5		6.4	V
$I_{SYS(OUT)}$	Output current at SYS pin			100	mA
$C_{SYS}$	Capacitor on SYS pin	0.1	4.7	10	$\mu$ F
$V_{BAT}$	Voltage range at BAT pin	2.5		6.4	V
$C_{BAT}$	Capacitor on BAT pin	4.7		10	$\mu$ F
$R_{EXT(nCHG\_STAT)}$	Resistor connected to nCHG_STAT pin to limit current into pin	320			$\Omega$
<b>BOOST CONVERTER / H-BRIDGE SWITCHES</b>					
$V_{IN(BST\_SW)}$	Input voltage range for boost converter	2.5		6.5	V
$V_{BST\_OUT}$	Output voltage range for boost converter	8		16	V
$C_{BST\_OUT}$	Boost output capacitor	3.3	4.7	10	$\mu$ F
$L_{BST\_SW}^{(2)}$	Inductor connected between SYS and BST_SW pins	4.7		10 <sup>(3)</sup>	$\mu$ H
<b>LDO</b>					
$C_{VLDO}$	External decoupling cap on pin VLDO	1		10	$\mu$ F
<b>POWER MANAGEMENT CORE CONTROL (LOGIC LEVELS FOR GPIOs)</b>					
$V_{IL(PMIC)}$	GPIO low level (BST_EN, CHG_EN, SW_SEL, VLDO_SET and to switch H-Bridge inputs to a low, 0, level)			0.4	V
$V_{IH(PMIC)}$	GPIO high level (BST_EN, CHG_EN, SW_SEL, VLDO_SET and to switch H-Bridge inputs to a high, 1, level)	1.2			V

(1) VIN pin has 28 V ESD protection

(2) See [节 2.9](#) for information on boost converter inductor selection.

(3) Design optimized for boost operation with 10  $\mu$ H inductor

### 2.2 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)

PARAMETER	MINIMUM	MAXIMUM	UNITS
Operating free-air temperature, $T_A$	0	60	$^{\circ}$ C
Max Junction Temperature, $T_J$ , Electrical Characteristics Guaranteed	0	85	$^{\circ}$ C
Max Junction temperature, $T_J$ , Functionality Guaranteed <sup>(1)</sup>	0	105	$^{\circ}$ C

(1) Device has a thermal shutdown feature implemented that shuts down at 105  $^{\circ}$ C



## 2.3 Thermal Information

THERMAL METRIC		TPS65735	UNITS
		RSN	
		32 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance <sup>(1)</sup>	38.9	°C/W
$\theta_{JCTop}$	Junction-to-case (top) thermal resistance <sup>(2)</sup>	26.5	
$\theta_{JB}$	Junction-to-board thermal resistance <sup>(3)</sup>	9.8	
$\Psi_{JT}$	Junction-to-top characterization parameter <sup>(4)</sup>	0.3	
$\Psi_{JB}$	Junction-to-board characterization parameter <sup>(5)</sup>	9.8	
$\theta_{JCbott}$	Junction-to-case (bottom) thermal resistance <sup>(6)</sup>	3.5	

- (1) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (2) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (3) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (4) The junction-to-top characterization parameter,  $\Psi_{JT}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).
- (5) The junction-to-board characterization parameter,  $\Psi_{JB}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

## 2.4 Quiescent Current

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{Q(SLEEP)}$	Power management core quiescent current in sleep mode	@ 25° C $V_{BAT} = 3.6$ V $V_{VIN} = 0$ V No load on LDO CHG_EN, BST_EN grounded BST_FB = 300 mV Power management core in sleep mode / device 'off'		8.6	10.5	$\mu$ A
$I_{Q(ACTIVE)}$	Power management core quiescent current in active mode	@ 25° C $V_{BAT} = 3.6$ V $V_{VIN} = 0$ V Boost enabled but not switching, H-bridge in grounded state No load on LDO Power management core in active mode		39	53.5	$\mu$ A

## 2.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>BATTERY CHARGER POWER PATH</b>						
$V_{UVLO(VIN)}$	Undervoltage lockout at power path input, VIN pin	$V_{VIN}: 0$ V $\rightarrow$ 4 V	3.2	3.3	3.45	V
$V_{HYS-UVLO(VIN)}$	Hysteresis on UVLO at power path input, VIN pin	$V_{VIN}: 4$ V $\rightarrow$ 0 V	200		300	mV
$V_{IN-DT}$	Input power detection threshold	Input power detected if: ( $V_{VIN} > V_{BAT} + V_{IN-DT}$ ); $V_{BAT} = 3.6$ V $V_{VIN}: 3.5$ V $\rightarrow$ 4 V	40		140	mV
$V_{HYS-INDT}$	Hysteresis on $V_{IN-DT}$	$V_{BAT} = 3.6$ V $V_{VIN}: 4$ V $\rightarrow$ 3.5 V	20			mV

**Electrical Characteristics (continued)**

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OVP</sub>	Input over-voltage protection threshold	V <sub>VIN</sub> : 5 V → 7 V	6.4	6.6	6.8	V
V <sub>HYS-OVP</sub>	Hysteresis on OVP	V <sub>VIN</sub> : 11 V → 5 V		105		mV
V <sub>DO(VIN-SYS)</sub>	VIN pin to SYS pin dropout voltage V <sub>VIN</sub> – V <sub>SYS</sub>	I <sub>SYS</sub> = 150 mA (including I <sub>BAT</sub> ) V <sub>VIN</sub> = 4.35 V V <sub>BAT</sub> = 3.6 V			350	mV
V <sub>DO(BAT-SYS)</sub>	BAT pin to SYS pin dropout voltage V <sub>BAT</sub> – V <sub>SYS</sub>	I <sub>SYS</sub> = 100 mA V <sub>VIN</sub> = 0 V V <sub>BAT</sub> > 3 V			150	mV
I <sub>VIN(MAX)</sub>	Maximum power path input current at pin VIN	V <sub>VIN</sub> = 5 V		200		mA
V <sub>SUP(ENT)</sub>	Enter battery supplement mode			V <sub>SYS</sub> ≤ (V <sub>BAT</sub> - 40 mV)		V
V <sub>SUP(EXIT)</sub>	Exit battery supplement mode			V <sub>SYS</sub> ≥ (V <sub>BAT</sub> - 20 mV)		V
V <sub>SUP(SC)</sub>	Output short-circuit limit in supplement mode			250		mV
V <sub>O(SC)</sub>	Output short-circuit detection threshold, power-on			0.9		V
<b>BATTERY CHARGER</b>						
I <sub>CC</sub>	Active supply current into VIN pin	V <sub>VIN</sub> = 5 V No load on SYS pin V <sub>BAT</sub> > V <sub>BAT(REG)</sub>			2	mA
I <sub>BAT(SC)</sub>	Source current for BAT pin short-circuit detection			1		mA
V <sub>BAT(SC)</sub>	BAT pin short-circuit detection threshold		1.6	1.8	2.0	V
V <sub>BAT(REG)</sub>	Battery charger output voltage		-1%	4.20	1%	V
V <sub>LOWV</sub>	Pre-charge to fast-charge transition threshold		2.9	3.0	3.1	V
I <sub>CHG</sub>	Charger fast charge current range I <sub>CHG</sub> = K <sub>ISET</sub> / R <sub>ISET</sub>	V <sub>VIN</sub> = 5 V V <sub>BAT(REG)</sub> > V <sub>BAT</sub> > V <sub>LOWV</sub>		5		100 mA
K <sub>ISET</sub>	Battery fast charge current set factor I <sub>CHG</sub> = K <sub>ISET</sub> / R <sub>ISET</sub>	V <sub>VIN</sub> = 5 V I <sub>VIN(MAX)</sub> > I <sub>CHG</sub> I <sub>CHG</sub> = 100 mA No load on SYS pin, thermal loop not active.	-20%	450	20%	AΩ
I <sub>PRECHG</sub>	Pre-charge current		0.07 × I <sub>CHG</sub>	0.10 × I <sub>CHG</sub>	0.15 × I <sub>CHG</sub>	mA
I <sub>TERM</sub>	Charge current value for termination detection threshold	I <sub>CHG</sub> = 100 mA	7	10	15	mA
V <sub>RCH</sub>	Recharge detection threshold	V <sub>BAT</sub> below nominal charger voltage, V <sub>BAT(REG)</sub>	55	100	170	mV
I <sub>BAT(DET)</sub>	Sink current for battery detection			1		mA
t <sub>CHG</sub>	Charge safety timer (18000 seconds = 5 hours)			18000		s
t <sub>PRECHG</sub>	Pre-charge timer (1800 seconds = 30 minutes)			1800		s
V <sub>DPPM</sub>	DPPM threshold			V <sub>BAT</sub> + 100 mV		V
I <sub>LEAK(nCHG)</sub>	Leakage current for nCHG_STAT pin	V <sub>nCHG_STAT</sub> = 4.2 V CHG_EN = LOW (Charger disabled)			100	nA
R <sub>DS(on)(nCHG)</sub>	On resistance for nCHG_STAT MOSFET switch			20	60	Ω

**Electrical Characteristics (continued)**

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{MAX(nCHG)}$	Maximum input current to nCHG_STAT pin				50	mA
<b>BATTERY CHARGER NTC MONITOR</b>						
$I_{TSBIAS}$	TS pin bias current			75		$\mu$ A
$V_{COLD}$	0°C charge threshold for 10k $\Omega$ NTC ( $\beta = 3490$ )			2100		mV
$V_{HYS(COLD)}$	Low temperature threshold hysteresis	Battery charging and battery / NTC temperature increasing		300		mV
$V_{HOT}$	50°C charge threshold for 10k $\Omega$ NTC ( $\beta = 3490$ )			300		mV
$V_{HYS(HOT)}$	High temperature threshold hysteresis	Battery charging and battery / NTC temperature decreasing		30		mV
<b>BATTERY CHARGER THERMAL REGULATION</b>						
$T_{J(REG\_LOWER)}$	Charger lower thermal regulation limit			75		°C
$T_{J(REG\_UPPER)}$	Charger upper thermal regulation limit			95		°C
$T_{J(OFF)}$	Charger thermal shutdown temperature			105		°C
$T_{J(OFF-HYS)}$	Charger thermal shutdown hysteresis			20		°C
<b>LDO</b>						
$I_{MAX(LDO)}$	Maximum LDO output current, $V_{VLDO} = 2.2$ V	$V_{SYS} = 4.2$ V $V_{VIN} = 0$ V $VLDO\_SET = 0$ V		30		mA
	Maximum LDO output current, $V_{VLDO} = 3.0$ V	$V_{SYS} = 4.2$ V $V_{VIN} = 0$ V $VLDO\_SET = V_{SYS}$		30		mA
$I_{SC(LDO)}$	Short circuit current limit		30		100	mA
$V_{VLDO}$	LDO output voltage	$VLDO\_SET = LOW$ ( $VLDO\_SET$ pin connected to DGND) $3.7$ V $\leq V_{VIN} \leq 6.5$ V $I_{LOAD(LDO)} = -10$ mA	2.13	2.2	2.27	V
$V_{VLDO}$	LDO output voltage	$VLDO\_SET = HIGH$ ( $V_{VLDO\_SET} = V_{SYS}$ ) $3.7$ V $\leq V_{VIN} \leq 6.5$ V $I_{LOAD(LDO)} = -10$ mA	2.91	3.0	3.09	V
$V_{DO(LDO)}$	LDO Dropout voltage	$V_{VIN} - V_{LDO}$ when in dropout $I_{LOAD(LDO)} = -10$ mA			200	mV
	Line regulation	$3.7$ V $\leq V_{VIN} \leq 6.5$ V $I_{LOAD(LDO)} = -10$ mA	-1		1	%
	Load regulation	$V_{VIN} = 3.5$ V $0.1$ mA $\leq I_{LOAD(LDO)} \leq -10$ mA	-2		2	%
PSRR	Power supply rejection ratio	@20 KHz, $I_{LOAD(LDO)} = 10$ mA $V_{DO(LDO)} = 0.5$ V $C_{VLDO} = 10$ $\mu$ F		45		dB
<b>BOOST CONVERTER</b>						
$I_{Q(BST)}$	Boost operating quiescent current	Boost Enabled, $BST\_EN = High$ $I_{OUT(BST)} = 0$ mA (boost is not switching) $V_{BAT} = 3.6$ V		2	4.5	$\mu$ A
$R_{DS(on)(BST)}$	Boost MOSFET switch on-resistance	$V_{IN(BST)} = 2.5$ V $I_{SW(MAIN)} = 200$ mA		0.8	1.2	$\Omega$

**Electrical Characteristics (continued)**

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{LKG(BST\_SW)}$	Leakage into BST_SW pin (includes leakage into analog h-bridge switches)	BST_EN signal = LOW (Boost disabled) $V_{BST\_SW} = 4.2\text{ V}$ No load on BST_OUT pin			90	nA
$I_{SWLIM(BST)}$	Boost MOSFET switch current limit		100	150	200	mA
$V_{DIODE(BST)}$	Voltage across integrated boost diode during normal operation	BST_EN signal = HIGH $V_{BST\_SW} = 16.0\text{ V}$ $I_{BST\_OUT} = -2\text{ mA}$			1.0	V
$V_{REF(BST)}$	Boost reference voltage on BST_FB pin		1.17	1.2	1.23	V
$V_{REFHYS(BST)}$	Boost reference voltage hysteresis on BST_FB pin		2	2.5	3.2	%
$T_{ON(BST)}$	Maximum on time detection threshold		5	6.5	8	$\mu\text{s}$
$T_{OFF(BST)}$	Minimum off time detection threshold		1.4	1.75	2.1	$\mu\text{s}$
$T_{SHUT(BST)}$	Boost thermal shutdown threshold			105		$^{\circ}\text{C}$
$T_{SHUT-HYS(BST)}$	Boost thermal shutdown threshold hysteresis			20		$^{\circ}\text{C}$
<b>FULL H-BRIDGE ANALOG SWITCHES</b>						
$I_{Q(HSW)}$	Operating quiescent current for h-bridge switches				5	$\mu\text{A}$
$R_{DS(on)(HSW)}$	H-bridge switches on resistance			20	40	$\Omega$
$T_{DELAY(HSW-H)}$	H-bridge switch propagation delay, input switched from low to high state.	$V_{HBxy} = 0\text{ V} \rightarrow V_{VLDO}$		100		ns
$T_{DELAY(HSW-L)}$	H-bridge switch propagation delay, input switched from high to low state.	$V_{HBxy} = V_{VLDO} \rightarrow 0\text{ V}$		100		ns
<b>POWER MANAGEMENT CORE CONTROLLER</b>						
$V_{IL(PMIC)}$	Low logic level for logic signals on power management core (BST_EN, CHG_EN, SLEEP, HBR1, HBR2, HBL1, HBL2)	IO logic level decreasing: $V_{SYS} \rightarrow 0\text{ V}$ $I_{IN} = 1\text{ mA}$			0.4	V
$V_{IH(PMIC)}$	High logic level for signals on power management core (BST_EN, CHG_EN, SLEEP, HBR1, HBR2, HBL1, HBL2)	IO logic level increasing: $0\text{ V} \rightarrow V_{SYS}$ $I_{IN} = 1\text{ mA}$	1.2			V
$V_{GOOD(LDO)}$	Power fault detection threshold	$V_{VLDO}$ decreasing			1.96	V
$V_{GOOD\_HYS(LDO)}$	Power fault detection hysteresis	$V_{VLDO}$ increasing		50		mV
$V_{BATCOMP}$	COMP pin voltage (scaled down battery voltage)	$V_{BAT} = 4.2\text{ V}$ $V_{VLDO} = 2.2\text{ V}$		1.85		V
		$V_{BAT} = 2.5\text{ V}$ $V_{VLDO} = 2.2\text{ V}$		1.10		V
		$V_{BAT} = 4.2\text{ V}$ $V_{VLDO} = 3.0\text{ V}$		1.90		V
		$V_{BAT} = 3.3\text{ V}$ $V_{VLDO} = 3.0\text{ V}$		1.50		V

## 2.6 System Operation

The system must complete the power up routine before it enters normal operating mode. The specific system operation depends on the setting defined by the state of the SW\_SEL pin. The details of the system operation for each configuration of the SW\_SEL pin are contained in this section.

### 2.6.1 System Power Up




图 2-1. System Power Up State Diagram

2.6.2 System Operation Using Push Button Switch




图 2-2. Push Button State Diagram

### 2.6.3 System Operation Using Slider Switch




图 2-3. System Operation Using Slider Switch

## 2.7 Linear Charger Operation

This device has an integrated Li-Ion battery charger and system power path management feature targeted at space-limited portable applications. The architecture powers the system while simultaneously and independently charging the battery. This feature reduces the number of charge and discharge cycles on the battery, allows for proper charge termination, and enables the system to run with a defective or absent battery pack. It also allows instant system turn-on even with a totally discharged battery.

The input power source for charging the battery and running the system can be an AC adapter or USB port connected to the VIN pin as long as the input meets the device operating conditions outlined in this datasheet. The power-path management feature automatically reduces the charging current if the system load increases. Note that the charger input, VIN, has voltage protection up to 28 V.

### 2.7.1 Battery and TS Detection

To detect and determine between a good or damaged battery, the device checks for a short circuit on the BAT pin by sourcing  $I_{BAT(SC)}$  to the battery and monitoring the voltage on the BAT pin. While sourcing this current if the BAT pin voltage exceeds  $V_{BAT(SC)}$ , a battery has been detected. If the voltage stays below the  $V_{BAT(SC)}$  level, the battery is presumed to be damaged and not safe to charge.

The device will also check for the presence of a 10 kΩ NTC thermistor attached to the TS pin of the device. The check for the NTC thermistor on the TS pin is done much like the battery detection feature described previously. The voltage on the TS pin is compared against a defined level and if it is found to be above the threshold, the NTC thermistor is assumed to be disconnected or not used in the system. To reduce the system quiescent current, the NTC thermistor temperature sensing function is only enabled when the device is charging and when the thermistor has been detected.




图 2-4. Thermistor Detection and Circuit

### 2.7.2 Battery Charging

The battery is charged in three phases: conditioning pre-charge, constant-current fast charge (current regulation), and a constant-voltage tapering (voltage regulation). In all charge phases, an internal control loop monitors the IC junction temperature and reduces the charge current if an internal temperature threshold is exceeded. 图 2-5 shows what happens in each of the three charge phases:






图 2-5. Battery Charge Phases

In the pre-charge phase, the battery is charged with the pre-charge current that is scaled to be 10% of the fast-charge current set by the resistor connected to the ISET pin. Once the battery voltage crosses the  $V_{LOWV}$  threshold, the battery is charged with the fast-charge current ( $I_{CHG}$ ). As the battery voltage reaches  $V_{BAT(REG)}$ , the battery is held at a constant voltage of  $V_{BAT(REG)}$  and the charge current tapers off as the battery approaches full charge. When the battery current reaches  $I_{TERM}$ , the charger indicates charging is done by making the nCHG\_STAT pin high impedance. Note that termination detection is disabled whenever the charge rate is reduced from the set point because of the actions of the thermal loop, the DPM loop, or the  $V_{IN(LOWV)}$  loop.

### 2.7.2.1 Pre-charge

The value for the pre-charge current is set to be 10% of the charge current that is set by the external resistor,  $R_{ISET}$ . Pre-charge current is scaled to lower currents when the charger is in thermal regulation.

### 2.7.2.2 Charge Termination

In the fast charge state, once  $V_{BAT} \geq V_{BAT(REG)}$ , the charger enters constant voltage mode. In constant voltage mode, the charge current will taper until termination when the charge current falls below the  $I_{(TERM)}$  threshold (typically 10% of the programmed fast charge current). Termination current is not scaled when the charger is in thermal regulation. When the charging is terminated, the nCHG\_STAT pin will be high impedance (effectively turning off any LED that is connected to this pin).

### 2.7.2.3 Recharge

Once a charge cycle is complete and termination is reached, the battery voltage is monitored. If  $V_{BAT} < V_{BAT(REG)} - V_{RCH}$ , the device determines if the battery has been removed. If the battery is still present, then the recharge cycle begins and will end when  $V_{BAT} \geq V_{BAT(REG)}$ .

### 2.7.2.4 Charge Timers

The charger in this device has internal safety timers for the pre-charge and fast charge phases to prevent potential damage to either the battery or the system. The default values for these timers are found as follows: Pre-charge timer = 0.5 hours (30 minutes) and Fast charge timer = 5 hours (300 minutes).

During the fast charge phase, the following events may increase the timer durations:

1. The system load current activates the DPM loop which reduces the available charging current
2. The input current is reduced because the input voltage has fallen to  $V_{IN(Low)}$
3. The device has entered thermal regulation because the IC junction temperature has exceeded  $T_{J(REG)}$

During each of these events, the internal timers are slowed down proportionately to the reduction in charging current.

If the pre-charge timer expires before the battery voltage reaches  $V_{LOWV}$ , the charger indicates a fault condition.

### 2.7.3 Charger Status (nCHG\_STAT Pin)

The nCHG\_STAT pin is used to indicate the charger status by an externally connected resistor and LED circuit. The pin is an open drain input and the internal switch is controlled by the logic inside of the charger. This pin may also be connected to a GPIO of the system MCU to indicate charging status. The table below details the status of the nCHG\_STAT pin for various operating states of the charger.

表 2-1. nCHG\_STAT Functionality

Charging Status	nCHG_STAT FET / LED
Pre-charge / Fast Charge / Charge Termination	ON
Recharge	OFF
OVP	OFF
SLEEP	OFF

## 2.8 LDO Operation

The power management core has a low dropout linear regulator (LDO) with variable output voltage capability. This LDO is used for supplying the microcontroller and may be used to supply either an external IR or RF module, depending on system requirements. The LDO can supply a continuous current of up to 30 mA.

The output voltage ( $V_{VLDO}$ ) of the LDO is set by the state of the VLDO\_SET pin. See 表 2-2 for details on setting the LDO output voltage.

表 2-2. VLDO\_SET Functionality

VLDO_SET State	VLDO Output Voltage ( $V_{VLDO}$ )
Low ( $VLDO\_SET < V_{IL(PMIC)}$ )	2.2 V
High ( $VLDO\_SET > V_{IH(PMIC)}$ )	3.0 V

### 2.8.1 LDO Internal Current Limit

The internal current limit feature helps to protect the LDO regulator during fault conditions. During current limit, the output sources a fixed amount of current that is defined in the electrical specification table. The voltage on the output in this stage can not be regulated and will be  $V_{OUT} = I_{LIMIT} \times R_{LOAD}$ . The pass transistor integrated into the LDO will dissipate power,  $(V_{IN} - V_{OUT}) \times I_{LIMIT}$ , until the device enters thermal shutdown. In thermal shutdown the device will enter the "SLEEP / POWER OFF" state which means that the LDO will then be disabled and shut off.

## 2.9 Boost Converter Operation

The boost converter in this device is designed for the load of active shutter 3D glasses. This load is typically a light load where the average current is 2 mA or lower and the peak current out of a battery is limited in operation. This asynchronous boost converter operates with a minimum off time / maximum on time for the integrated low side switch, these values are specified in the electrical characteristics table of this datasheet.

The peak output voltage from the boost converter is adjustable and set by using an external resistor divider connected between BST\_OUT, the BST\_FB pin, and ground. The peak output voltage is set by choosing resistors for the feedback network such that the voltage on the BST\_FB pin is  $V_{REF(BST)} = 1.2\text{ V}$ . See 节 3.3 for more information on calculating resistance values for this feedback network.

The efficiency curves for various input voltages over the typical 3D glasses load range (2 mA and lower) are shown below. All curves are for a target  $V_{OUT}$  of 16 V. For output voltages less than 16 V, a higher efficiency at each operating input voltage should be expected. Note that efficiency is dependent upon the external boost feedback network resistances, the inductor used, and the type of load connected.




图 2-6. Boost Efficiency vs.  $I_{OUT}$ ,  $V_{IN} = 3.0\text{ V}$ ,  $V_{OUT} = 16\text{ V}$




图 2-7. Boost Efficiency vs.  $I_{OUT}$ ,  $V_{IN} = 3.7\text{ V}$ ,  $V_{OUT} = 16\text{ V}$




图 2-8. Boost Efficiency vs.  $I_{OUT}$ ,  $V_{IN} = 4.2\text{ V}$ ,  $V_{OUT} = 16\text{ V}$




图 2-9. Boost Efficiency vs.  $I_{OUT}$ ,  $V_{IN} = 5.5\text{ V}$ ,  $V_{OUT} = 16\text{ V}$

### 2.9.1 Boost Thermal Shutdown

An internal thermal shutdown mode is implemented in the boost converter that shuts down the device if the typical junction temperature of  $105^{\circ}\text{C}$  is exceeded. If the device is in thermal shutdown mode, the main switch of the boost is open and the device enters the "SLEEP / POWER OFF" state.

## 2.9.2 Boost Load Disconnect

When the boost is disabled (BST\_EN = LOW), the H-bridge is automatically placed into the OFF state. In the OFF state the high side H-bridge switches are open and the low side switches of the H-bridge are closed. The OFF state grounds and discharges the load, potentially prolonging the life of the LC shutters by eliminating any DC content (see 节 2.10.1 for more information regarding the H-bridge states). The disconnection of the load is done with the H-Bridge and can be seen in the next figure (图 2-10).




图 2-10. Boost Load Disconnect

An advantage to this topology for disconnecting the load is that the boost output capacitor is charged to approximately the SYS voltage level, specifically  $V_{SYS} - V_{DIODE(BST)}$ , when the boost is disabled. This design ensures that there is not a large in-rush current into the boost output capacitor when the boost is enabled. The boost operation efficiency is also increased because there is no load disconnect switch in the boost output path, such a switch would decrease efficiency because of the resistance that it would introduce.

## 2.10 Full H-Bridge Analog Switches

The TPS65735 has two integrated full H-bridge analog switches that can be connected to GPIOs of a host microcontroller. There is an internal level shifter that takes care of the input signals to the H-Bridge switches.

### 2.10.1 H-Bridge Switch Control

The H-Bridge switches are controlled by an external microcontroller for system operation - specifically to control charge polarity on the LCD shutters. Depending on the state of the signals from the microcontroller, the H-Bridge will be put into 4 different states. These states are:

- **OPEN:** All Switches Opened
- **CHARGE+:** Boost Output Voltage Present on Pins LCLP or LCRP
- **CHARGE-:** Boost Output Voltage Present on Pins LCLN or LCRN
- **GROUNDED:** High Side Switches are Opened and Low Side Switches are Closed

If CHARGE+ state is followed by the CHARGE- state, the voltage across the capacitor connected to the H-Bridge output terminals will be reversed. The system is automatically put into the GROUNDED state when the boost is disabled by the BST\_EN pin - for more details see 节 2.6.

表 2-3. H-Bridge States from Inputs

HBx2 [HBL2 & HBR2]	HBx1 [HBL1 & HBR1]	H-Bridge State
0	0	OPEN
0	1	CHARGE +
1	0	CHARGE -
1	1	GROUNDED




图 2-11. H-Bridge States




图 2-12. H-Bridge States from Oscilloscope

## 2.11 Power Management Core Control

Various functions of the power management core can be controlled by GPIOs of an external MCU or by setting the default state by connecting these function pins to a logic high or low level on the PCB.

### 2.11.1 SLEEP / Power Control Pin Function

The internal SLEEP signal between the power management device and the MSP430 can be used to control the power down behavior of the device. This has multiple practical applications such as a watchdog implementation for the communication between the sender (TV) and the 3D glasses (receiver) or different required system on and off times; typically when the push-button press timing for an off event is a few seconds in length, programmable by software in the system MCU.

If there is a requirement that the push-button press for system on and off events are different, the SLEEP signal must be set to a logic high value ( $V_{SLEEP} > V_{IH(PMIC)}$ ) upon system startup. This implementation allows the device to power down the system on the falling edge of the SLEEP signal (when:  $V_{SLEEP} < V_{IL(PMIC)}$ ).




图 2-13. SLEEP Signal to Force System Power Off

### 2.11.2 COMP Pin Functionality

The COMP pin is used to output a scaled down voltage level related to the battery voltage for input to a comparator of a microcontroller. Applications for this COMP feature could be to generate an interrupt on the microcontroller when battery voltage drops under a threshold and the device can then be shut down or indicate to the end user with an LED that the battery requires charging.




图 2-14. COMP Pin Internal Connection

表 2-4. Scaling Resistors for COMP Pin Function ( $V_{VLDO} = 2.2\text{ V}$ )

Scaling Resistors for COMP Pin Function	Value
$R_{BSCL1}$	3.0 M $\Omega$
$R_{BSCL2}$	2.36 M $\Omega$

表 2-5. Scaling Resistors for COMP Pin Function ( $V_{VLDO} = 3.0\text{ V}$ )

Scaling Resistors for COMP Pin Function	Value
$R_{BSCL1}$	3.0 M $\Omega$
$R_{BSCL2}$	2.48 M $\Omega$

Using the designed values in 表 2-4 or 表 2-5, the voltage on the COMP pin will be:  $V_{COMP} = 0.5 \times V_{VLDO} + 300\text{ mV}$ . This assures that the COMP pin voltage will be close to half of the LDO output voltage plus the LDO dropout voltage of the device. The COMP pin can also be used as the input to an ADC channel of an external microcontroller if greater accuracy or more functionality is desired than a simple comparison.

### 2.11.3 SW\_SEL Pin Functionality

The SW\_SEL pin is used to select what type of switch is connected to the SWITCH pin of the device. Selection between a push-button and a slider switch can be made based on the state of this pin.

表 2-6. SW\_SEL Settings

SW_SEL State	Type of Switch Selected
Low ( $V_{SW\_SEL} < V_{IL(PMIC)}$ )	Slider Switch
High ( $V_{SW\_SEL} > V_{IH(PMIC)}$ )	Push-button

When the push button switch type is selected, the device will debounce the SWITCH input with a 32 ms timer for both the ON and OFF events and either power on or off the device. Using the push-button switch function, the ON and OFF timings are equal;  $t_{ON} = t_{OFF}$ . If the system requirements are such that the on and off timings should be different,  $t_{ON} \neq t_{OFF}$ , then refer to the following section for the correct system setup: 节 3.4. When the slider switch operation is selected, the SWITCH pin must be externally pulled up to the SYS voltage with a resistor and the output connected to the slider switch. When the SWITCH pin is pulled to ground, the device will turn on and enter the power up sequence.

### 2.11.4 SWITCH Pin

The SWITCH pin behavior is defined by the SW\_SEL pin (节 2.11.3) which defines the type of switch that is connected to the system; either a slider switch or push-button.

### 2.11.5 Slider Switch Behavior

If a slider switch is connected in the system then the system power state and VLDO output (which can power an external MCU) is defined by the state of the slider switch. If the slider is in the "off" position than the SWITCH pin should be connected to the SYS pin. If the slider is in the "on" position than the SWITCH pin should be connected to ground. 图 2-15 details the system operation using the slider switch configuration.




图 2-15. SWITCH, Slider Power On-Off Behavior

#### 2.11.6 Push-Button Switch Behavior

The system is powered on or off by a push-button press after a press that is greater than 32 ms. The following figures (图 2-16 and 图 2-17) show the system behavior and the expected VLDO output during the normal push-button operation where the ON and OFF press timings are the same value,  $t_{ON} = t_{OFF}$ .




图 2-16. SWITCH, Push-button Power On Behavior






图 2-17. SWITCH, Push-button Power Off Behavior

### 3 APPLICATION INFORMATION

#### 3.1 Applications Schematic




图 3-1. TPS65735 Applications Schematic

#### 3.2 Reducing System Quiescent Current (I<sub>Q</sub>)

This PMU device has been optimized for low power applications. If an even lower quiescent current is desired, the following circuit and configuration can be utilized to reduce system off / sleep quiescent current further. Please note that this will cause a slight efficiency drop to the overall system due to the addition of the resistance of the FET that has been added. With this circuit, achieving an I<sub>Q</sub> of less than 1 μA is possible. Please refer to the datasheet of the MCU used in the system to determine the system I<sub>Q</sub> that is possible.




图 3-2. Reducing System  $I_Q$  with Addition of a FET

Along with this system configuration, the MCU code must be written such that the MCU sits in the lowest power state that can support an interrupt on a GPIO from a switch (slider or push button). After a valid button press or switch action, the device can begin the power on sequence and open the FET in the previous figure (图 3-2). This will allow power flow into the PMU and the system can then operate normally.

### 3.3 Boost Converter Application Information

#### 3.3.1 Setting Boost Output Voltage

To set the boost converter output voltage of this device, two external resistors that form a feedback network are required. The values recommended below (in 表 3-1) are given for a desired quiescent current of 5  $\mu\text{A}$  when the boost is enabled and switching. See 图 3-3 for the detail of the applications schematic that shows the boost feedback network and the resistor names used in the table below.




图 3-3. Boost Feedback Network Schematic

表 3-1. Recommended  $R_{FB1}$  and  $R_{FB2}$  Values (for  $I_{Q(FB)} = 5 \mu A$ )

Targeted $V_{BST\_OUT}$	$R_{FB1}^{(1)}$	$R_{FB2}^{(1)}$
8 V	1.3 M $\Omega$	240 k $\Omega$
10 V	1.8 M $\Omega$	240 k $\Omega$
12 V	2.2 M $\Omega$	240 k $\Omega$
14 V	2.4 M $\Omega$	240 k $\Omega$
16 V	3.0 M $\Omega$	240 k $\Omega$

(1) Resistance values given in closest standard value (5% tolerance, E24 grouping).

These resistance values can also be calculated using the following information. To start, it is helpful to target a quiescent current through the boost feedback network while the device is operating ( $I_{Q(FB)}$ ). When the boost output voltage and this targeted quiescent current is known, the total feedback network resistance can be found.

The value for  $R_{FB2}$  can be found by using the boost feedback pin voltage ( $V_{FB} = 1.2$  V, see "Electrical Characteristics" in 节 2) and  $I_{Q(FB)}$  in the following equation:

$$R_{FB1} + R_{FB2} = V_{BST\_OUT} / I_{Q(FB)}$$

$$R_{FB2} = (1.2 \text{ V}) / I_{Q(FB)}$$

To find  $R_{FB1}$ , simply subtract the  $R_{FB2}$  from  $R_{FB(TOT)}$ :

$$R_{FB1} = R_{FB(TOT)} - R_{FB2}$$

### 3.3.2 Boost Inductor Selection

The selection of the boost inductor and output capacitor is very important to the performance of the boost converter. The boost has been designed for optimized operation when a 10  $\mu H$  inductor is used. Smaller inductors, down to 4.7  $\mu H$ , may be used but there will be a slight loss in overall operating efficiency. A few inductors that have been tested and found to give good performance can be found in the list below:

Recommended 10  $\mu H$  inductors

- TDK VLS201612ET-100M (10  $\mu H$ ,  $I_{MAX} = 0.53$  A,  $R_{DC} = 0.85 \Omega$ )
- Taiyo Yuden CBC2016B100M (10  $\mu H$ ,  $I_{MAX} = 0.41$  A,  $R_{DC} = 0.82 \Omega$ )

### 3.3.3 Boost Capacitor Selection

The recommended minimum value for the capacitor on the boost output,  $BST\_OUT$  pin, is 4.7  $\mu F$ . Values that are larger can be used with the measurable impact being a slight reduction in the boost converter output voltage ripple while values smaller than this will result in an increased boost output voltage ripple. Note that the voltage rating of the capacitor should be sized for the maximum expected voltage at the  $BST\_OUT$  pin.

## 3.4 Bypassing Default Push-Button SWITCH Functionality

If the SWITCH pin functionality is not required to power on and off the device because of different system requirements (when the SWITCH timing requirements of system will be controlled by an external microcontroller), then the feature can be bypassed. The following diagram shows the connections required for this configuration, note that INT. I/O refers to an interruptible I/O on the microcontroller.




图 3-4. Bypassing Default TPS65735 Push Button SWITCH Timing

In a system where a different push-button SWITCH off timing is required, the SLEEP pin is used to control the power off of the device. After system power up, the MCU must force the SLEEP pin to a high state ( $V_{SLEEP} > V_{IH(PMIC)}$ ). Once the SWITCH push-button is pressed to shut the system down, a timer in the MCU should be active and counting the desired  $t_{OFF}$  time of the device. Once this  $t_{OFF}$  time is detected, the MCU can assert the SLEEP signal to a logic low level ( $V_{SLEEP} < V_{IL(PMIC)}$ ). It is on the falling edge of the SLEEP signal where the system will be powered off (see 图 3-5)

### SWITCH Power Off Behavior SLEEP Controlling Off




图 3-5. SWITCH Press and SLEEP Signal to Control System Power Off

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS65735RSNR	ACTIVE	QFN	RSN	32	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 65735	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.


(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

RSN (S-PWQFN-N32)

PLASTIC QUAD FLATPACK NO-LEAD



4207561/C 08/11

- NOTES:
- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - This drawing is subject to change without notice.
  - QFN (Quad Flatpack No-Lead) Package configuration.
  - The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

## THERMAL PAD MECHANICAL DATA

RSN (S-PWQFN-N32)


PLASTIC QUAD FLATPACK NO-LEAD

### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.



4209775-2/F 03/14

NOTE: All linear dimensions are in millimeters





## 重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2022，德州仪器 (TI) 公司